Abstract-A new high voltage tolerant charge pump structure designed with standard low voltage CMOS process is presented in this paper. This fully integrated charge pump design uses a symmetrical structure and can be scaled to achieve higher voltages up to certain limit. The design is based on the standard 1.8-V 0.18-µm CMOS process without high voltage option. Simulation result shows an output voltage of 5.12 V with a 250 kΩ load and an operating frequency of 2.5 MHz. The efficiency of the circuit is 77% and satisfies typical voltage stress related reliability requirements for low voltage CMOS devices.
INTRODUCTION
Charge pump circuits are essentially dc-dc converters used to produce on-chip voltages higher than the supply voltage. They are widely used in programming EEPROMS, driving electrostatic actuators, analog switches in switch capacitor systems and LCDs [1] . Current submicron devices can also be used to interface with standard high voltage logic. Higher voltage level is basically obtained by charging and discharging capacitors without involving transformers. That is why charge pump is the preferred arrangement in IC technology for high voltage generation. However, with newer CMOS generations, the critical device dimensions and supply voltage are being drastically reduced in a bid to achieve better performance in terms of area, speed and power consumption. As a consequence, current CMOS devices have to cope with increasingly higher vertical and horizontal electric field stresses in gate dielectric and channel regions [2] .
Since charge pump circuits handle higher voltage levels, (at least 2 to 3 times more than the nominal supply voltage) reliability problems arising from these electric field stresses create more burdens on baseline devices making them virtually unsuitable for use. For this reason, charge pumps are usually designed with high voltage tolerant transistors to ensure better reliability at the cost of a more expensive process which involves inclusion of additional masks and processing steps on the top of the standard low voltage CMOS process.
In this paper, we have proposed a fully integrated charge pump circuit in a standard low voltage 1.8-V 0.18-µm CMOS technology without the high voltage option that is capable of producing an output voltage about three times its supply voltage (3VDD) without violating any of the design constraints imposed by typical reliability requirements.
II. RELIABILITY ISSUES
Voltage Stress Related reliability (VSR reliability) of CMOS devices is primarily determined by three lifetime threatening mechanisms namely oxide breakdown, hot carrier degradation and junction breakdown. In typical analog or digital designs, the first two factors can gradually but significantly degrade the circuit performance, eventually leading to a total failure if they are not carefully considered during the design phase. The last factor, junction breakdown, however does not have as big impact as the previous two. We will be discussing about these VSR reliability factors briefly since they impose severe restrictions to our charge pump design.
Oxide breakdown or Time Dependent Dielectric Breakdown (TDDB) can occur at any gate voltage even at voltages lower than the one specified by foundry. Hot carriers injected into the gate oxide are responsible for interface trap generation [3] which is known to increase exponentially with the applied oxide field at room temperature [4] . Local tunneling current can be greatly influenced by these trapped charges creating more traps and thus, increasing the tunneling current leading to oxide breakdown. Typically, a compromise between gate oxide thickness and operating voltage is made for successful device operation with optimized speed and lifetime target.
However, for ultra thin oxides in newer CMOS processes, Stress Induced Leakage Current (SILC) and Quasi Breakdown (QB) [5] are considered to be the two other main reasons for oxide breakdown though their detailed physical mechanisms are not yet fully understood.
The maximum permissible gate oxide stress is experimentally determined by the foundry which depends on several factors including oxide properties and process induced defect contents but normally stays within 4.5 MV/cm to 6 MV/cm [3] .
Junction breakdown voltages are few times higher than the gate oxide breakdown voltage and the supply voltage. It usually poses no serious design restrictions to common circuit designs. However, it will be seen later that the junction breakdown voltage imposes a limit on how high the charge pump voltage can be scaled.
Hence, as a very simple rule to start with, we can consider that keeping V gs , V gd and V sd under the nominal supply voltage VDD at any instant will satisfy our primary design requirement of VSR reliability. At the same time, we must make sure that the junction breakdown voltages are not pushed over the specified limit.
III. CONVENTIONAL CHARGE PUMP DESIGNS
Most of the charge pumps are based on the Dickson circuit [7] . Among these designs, a high efficiency symmetrical structure using non-overlapping clocks was proposed in [8] . This circuit charges the output capacitor every half cycle thereby increasing the charging speed compared to nonsymmetrical structures operating at the same frequency. Such a circuit, generating 2VDD output, is shown inside the dotted rectangle in Fig. 1 . Transistors M1_1 and M1_2 alternately switches ON to charge the capacitors C1_1 and C1_2. When they are switched OFF, the bottom plate of the corresponding capacitor (C1_1 or C2_1) is pushed to VDD resulting in a 2VDD voltage at either of node A or node B. Hence, the node voltages at node A and B swing between 1VDD to 2VDD alternately. M1_3 and M1_4 compare the voltages at these two nodes and connect the higher voltage to the output node X. A careful analysis reveals that this 2VDD charge pump cell does not violate any VSR reliability constraints. Similar structures can be cascaded to generate higher voltages as shown in Fig. 1 . But this raises a number of VSR reliability problems if designed with a standard 1.8-V 0.18-µm low voltage process without high voltage option. For example, to generate a 4VDD output, the input clock for the second charge pump cell needs to be a 0-2VDD signal as shown which can be generated from the output of the first charge pump cell. But it will cause a 2VDD voltage to appear across the gate oxide of the MOS devices of DR2_1 and DR2_2 drivers. In addition to TDDB reliability problem, they will also face severe transient hot carrier damage because of a high source to drain voltage when they are saturated. Again, switches M2_1 and M2_2 will have TDDB and hot carrier problems since node C and D will always have a voltage difference of 2VDD as these node voltages will be complementary signals swinging between 4VDD to 2VDD. Finally, voltage stress between source and bulk terminals may cause junction breakdown. Hence, a 3VDD output is more feasible. 
IV. HIGH VOLTAGE TOLERANT CHARGE PUMP DESIGN

A. Charge Pump cell
In this paper, a high voltage tolerant 3VDD charge pump is proposed. By careful designs, the second charge pump can be implemented to step up the voltage by 1VDD and avoid excessive gate oxide stress and hot carrier damage in M2_1, M2_2, M2_3, M2_4 as well as in drivers DR2_1 and DR2_2. Hence, at any instant, the voltage difference between node C and D remains within 1VDD. However, we still have the junction breakdown problem in those two MOS transistors as the voltage between their source and substrate reaches 3VDD in each period. A way to avoid this is to use PMOS transistors instead of NMOS. But unlike cross coupled NMOS transistors, this newly introduced PMOS transistor pair MP2_1 and MP2_2 will need extra control signals to switch ON and OFF for successful circuit operation. Therefore, the initial structure uses a conventional 2VDD cell to generate 2VDD voltage and then a modified structure to generate 3VDD output from this 2VDD voltage. Fig. 2 shows the new circuit architecture with the newly introduced MP2_1 and MP2_2 encircled. It can be easily verified that up to this point, the design does not violate any VSR reliability constraint as long as the gate voltage of MP2_1 and MP2_2 in the second cell is carefully controlled. A detailed analysis of Fig. 2 reveals that complementary clock signals of 1VDD-3VD are required to control the PMOS pair MP2_1 and MP2_2 in the proposed design.
To make sure that the source/drain-bulk junctions do not exceed the breakdown voltage, all the PMOS substrates in the second charge pump cell are connected to 3VDD output node Y. This will slightly forward bias those junctions 
B. Control Signal Generator
To start with, a complementary 0-2VDD signal needs to be generated. A high voltage tolerant push-pull circuit proposed in [6] has been used to generate the required signals. These push pull circuit blocks will need complementary clock signals swinging between 1VDD and 2VDD in addition to the usual complementary input clock signals. As shown in Fig. 3 , these 1VDD-2VDD clock signals have been tapped off from nodes B and A from the first charge pump cell.
Diode connected MOSFETS are used to charge capacitors C5 and C6 alternately to approximately 1VDD when the outputs of these high voltage tolerant circuits are pulled down. Therefore, when they are pulled up to 2VDD in the next half cycle, the top plate of the corresponding capacitor is pushed to 3VDD. By this arrangement, we obtain the required complementary control signals of 1VDD-3VDD for MP2_1 and MP2_2 of the second charge pump cell. From Fig. 3 , the first charge pump cell produces a 2VDD output. The second charge pump cell charges its capacitors (C2_1 and C2_2) from this 2VDD output. The switching of the PMOS pair MP2_1 and MP2_2 is controlled by the signals generated by the high voltage tolerant circuit and diode-capacitor combination as explained above. Now, when the output of driver DR2_1 is low, the lower plate of the capacitor C2_1 is connected to ground. MP2_1 is turned ON and node C is charged to 2VDD. The gate voltage of MP2_1 is 1VDD at this half cycle. M2_3 is switched OFF and no charge transfer occurs between node C and output of second charge pump cell 3VDD.
V. CIRCUIT OPERATION
In the next half cycle, node C is pushed to 3VDD since the bottom plate is charged to VDD. MP2_1 is turned OFF since its gate voltage is 3VDD. M2_3 is turned ON since node D is at a lower voltage (2VDD) than node C and charge transfer occurs between node C and 3VDD output. Similar sequence of events happens to node D in the other half cycle. 
VI. SIMULATION RESULTS
An on-chip clock generator is designed in standard 1.8-V 0.18-µm CMOS process to generate a set of 2.5 MHz complementary input clock signal. The charging capacitors C1_1, C1_2, C2_1 and C2_2 have been implemented with Metal Insulator Metal (MIM) capacitors to minimize the chip area. This also avoids a potential ESD protection problem at node A, B, C, and D due to their higher than normal operating voltage. However, their bottom plate parasitic capacitors significantly lower the efficiency of the circuit.
A. Control Signal
As stated before, the high voltage tolerant push-pull circuit blocks are connected to the 2VDD output and generate the 0-2VDD complementary signal. This signal is then converted to 1VDD to 3VDD signal with the help of a diode-capacitor combination. Fig. 4 shows the output signal of the high voltage tolerant push-pull circuit block HV1 (top) swinging between 0 volts to 3.49 volts and the generated control signal at node E swinging between 1.78 volts and 5.15 volts. 
B. VSR reliability requirements
Clearly in terms of the VSR reliability issues, the most vulnerable devices in this design are MP2_1 and MP2_2. The circuit has been designed carefully in order to synchronize the signals at their terminals so that voltage overshoots does not go beyond the restricted limit of nominal supply voltage. Fig. 5 shows simulation results of V gs , V gd and V ds of MP2_1. All these voltages remains within the foundry specified limits. Other transistors in the charge pump circuit also satisfy this requirement. 
C. Output Voltage
The simulated 3VDD output voltage with a 250 kΩ load and 2.5 MHz clock is shown in Fig. 6 . The output voltage reaches 5 V in 20 µsec before finally settling at 5.12 V. The ripple voltage (Inset: Fig. 6 ) is 5.6 mV when the output voltage settles which can be easily reduced by increasing the capacitive load at the output that commensurate with the other capacitors but at the expense of increased rise time. 
VII. CONCLUSION
A fully integrated high voltage tolerant charge pump with low voltage CMOS devices has been presented. All the basic VSR reliability requirements have been satisfied. It is also possible to scale this design to 4VDD. However, the maximum permissible voltage between the N-well of PMOS devices of the last charge pump cell and substrate will determine maximum possible output voltage. The proposed circuit topology can be modified to drive low and moderate loads. It can also be used to interface with standard 5V logic. For different applications that require such loads, this fully integrated charge pump topology can be used effectively as a cheap alternative to conventional charge pumps designed with costlier high voltage tolerant devices.
